A new multi-technology FPGA (MT-FPGA) architecture has recently been proposed. This new class of programmable hardware allows for the incorporation of a variety of multi-technology blocks like the optical sensor block as described in this paper. Using MT-FPGA technology, a system designer can readily implement any prototype multi-technology system with (1) logic parts in programmable section of MT-FPGA and (2) Multi-technology components by incorporating different multi-technology blocks from standard library. Thus, our new class of multitechnology FPGA will extend the benefits of rapid prototyping, re-configurability and evolvable hardware to multitechnology environments/applications that currently do not benefit from the advantages of programmable hardware. This paper highlights the use of an MT-FPGA chip through the implementation and evaluation of an optical power meter block. This mixed technology block is designed for implementation using a 0.35 micron CMOS process and consists of a p-diffusion to n-well photodetector followed by a wide-swing variable gain differential amplifier and a 4 bit FLASH ADC. The amplifier gain characteristics are adjustable by two analog control signals. One adjusts the gain and the other controls the biasing conditions of the differential amplifier. The last stage of the system is a 4 bit ADC that has a worst case resolution of 0.5 mV.
INTRODUCTION
Over the years, Field Programmable Gate Arrays (FPGAs) [1, 2] have made a profound impact on the electronics industry with rapidly improving semiconductor-manufacturing technology ranging from sub-micron to deep submicron processes and equally innovative CAD tools. FPGA's consist of prefabricated arrays of generically programmable logic cells and interconnection wires that can be configured by the user to implement digital logic circuits. Many different architectures and programming technologies have evolved to provide better designs that balance speed, density and routing flexibility. FPGA's can be programmed/configured to realize arbitrary digital logic level designs. Currently, FPGA's can be used to implement digital systems exceeding 1 million gates and operate at frequencies of 200 MHz and higher [3, 4, 5] . Current FPGA's are targeted to reach the capacity, cost and performance benefits of their nearest competitor, Application Specific Integrated Circuits (ASIC's). The huge on-chip programming resource helps system designer to choose FPGA's a viable option for implementing large and complex designs. The choice of FPGA becomes obvious for many specialized applications as it is very economical to implement an entire system in FPGA when system designers do not require the performance of custom hardware but want circuit flexibility, in-situ programming capability and fast design turn-around times. FPGA's are well suited for rapid prototyping environments. In addition, many FPGA's can be reprogrammed in-circuit and suitable for applications based on reconfigurability and evolvable hardware. This has helped to grow the FPGA's market into more than a $2 billion per year industry. Though the FPGA has revolutionized programmable, reconfigurable digital logic technology, one limitation of current FPGA's is that the user is limited to strictly electronic designs. Thus, they are not suitable for applications that are not purely electronic, such as optical communications, photonic information processing systems and other multitechnology applications (ex. analog devices, MEMS devices and microwave components). Over the years, the growing trend is for incorporation of non-traditional photonic and multi-technologies into traditional CMOS VLSI systems.
One such example is the integration of optical components in standard CMOS VLSI chips. This approach is foremost and very common in modern telecommunication and digital data storage system. Other attractive application area for photonic VLSI technology is smart pixel technologies that have been used to demonstrate a wide variety of photonic information processing systems that integrate optical sensors and/or emitters with digital logic fabricated in a standard IC fabrication process. [13, 14, 15] While a wide variety of telecommunication and digital data processing systems have been implemented with these technologies, research in this area has for the most part been limited to systems built with application-specific devices. As with any Application Specific Integrated Circuit (ASIC), this approach is very costly, and the turn-around time between design iterations may be several months. Clearly, photonic information processing research could be accelerated with reconfigurable devices that reduce the need for custom prototypes and ease the evolution of designs during application development. To overcome these difficulties, a new family of optical FPGA's with integrated photo-receivers has been developed. Mal et al proposed [5] a new family of optical FPGA architectures that contained specialized functional blocks in place of a regular FPGA functional block and integrated with user-programmable photoreceivers. This was fundamentally different from other approaches [6] that have incorporated optical receivers and transmitters into the switch blocks between the functional blocks of an FPGA. Campenhout et al [6] have developed an optical 3-D FPGA architecture that consists of a stack of optically interconnected 2-D FPGA planes. In the initial work, Mal et al took a modular approach that utilizes a digital output photoreceiver cell, designed to be interchangeable with a regular programmable logic cell. For added flexibility, the photoreceiver cell has been made reconfigurable by providing a field programmable optical threshold level. Finally, in addition to providing the conventional electronic programming of the FPGA, the photoreceiver cell has been designed to accommodate an optical programming mode. There are open research questions involving circuit performance, optimization and realization in FPGAs. In contrast to above mentioned and majority of other FPGA research which targeted to improve FPGA device performance, design issues and programming methodologies, the research work presented in this paper, will extend the benefits associated with conventional FPGAs to multi-technology systems that depends on the use of device technologies other than digital CMOS logic. In a sense much of the early optical FPGAs work has similar goals in photonic domain. The integration of these multi-technologies technologies requires a new kind of FPGA that can merge conventional FPGA technology with photonic and other multi-technology devices. The proposed new class of field programmable device will extend the flexibility, rapid prototyping and reusability benefits associated with conventional electronic into photonic and multi-technology domain and give rise to the development of a wider class of programmable and embedded integrated systems.
The optical power meter MTB block that has been developed for the MT-FPGA attempts to provide a flexible optical power meter with an adjustable range and resolution so that it can be used to distinguish a wide variety of potential input signals. The MTB optical power meter consists of a series of components that work together to convert the optical input signal into a digital signal that can be easily processed by the MT-FPGA's logic.
Features of the MT-FPGA
We briefly describe here the architecture of MT-FPGA and present the operation of the multi-technology block (MTB) that is essentially a flexible optical power meter cell monolithically integrated in the MT-FPGA structure to facilitate the photonic information processing. A detailed description can be found in [7, 16] . At the top level, several MTLCs consisting of PLBs and MTBs are joined together by a framework of programmable Switch Blocks (SB) which are themselves linked together by shielded routing channels as shown in Figure 1 . Figure 2 gives a closer view of a typical MTLC and shows how the multi-technology block is surrounded by 4 programmable logic block units. The MTB system is shown in Figure 3 . The system itself consists of four major components. These are the photodetector, the photoreceiver, the VGA amplifier, and the 4 bit flash ADC. The input for the MTB is assumed to be a 853 nm laser with a potential range of up to 16 mW. The entire system was fabricated on a four metal, two polysilicon layered .35 micron CMOS process technology available through MOSIS. This CMOS process is optimized for digital logic, but also allows us to create poly1 to poly2 capacitors, which is important for the implementation of capacitors in our analog circuitry. 
METHODOLOGY

Photodetector design description
The first component of the system, the photodetector, is perhaps the most specialized of the system's elements. Since we are restricted to a CMOS process by the presence of mixed-signal, mixed-technology logic in the system, we must sacrifice some performance with respect to the responsivity and speed. The primary reason that CMOS processes do not allow the creation of good photodetectors is that the CMOS process always has a silicon substrate, and silicon has a high absorption depth for light at our desired wavelength, and the depth of the junctions over which we have control are much less shallow than this depth. This means that only a small amount of the incident light will be absorbed within the electric field that is created by the bias voltage at the junction. The rest of the light will be absorbed outside the field, and some of the resultant charge will eventually migrate into the field and join the flow of current. This
VGA ADC
Gain Control
V-bias
Trigger migration period causes "long tails" in the measured optical response of CMOS process. One technique to reduce the influence of these long tails is to use a second junction to help screen migrating charges from entering into the main current screen. By using a p-diffusion to n-well photodetector structure as seen in Figure 4 , we hope to be able to also use the n-well to p-substrate junction for a screen to eliminate these long tails and improve the response time of our photodetector. The effect of this is that the magnitude of the response is reduced. However, since the input of the laser to our system often reaches large amounts of power, we expect to have enough current to observe a clearly measurable response. A similar photodetector measuring 16.54 µ m x 16.54 µ m also implemented in a .35 micron process produced a responsivity of .01 A/W and provided stable operation up to a bias voltage of 9V [3] . Such performance should be adequate for meeting the needs of our MTB system.
Having decided on an appropriate photodetector component, the next step was to physically layout the structure. Because of the footprint of neighboring circuitry, the photodetector had a rectangular floorplan. The base area of the detector, (i.e. the n-well region) has dimensions of 147 um x 84.4 um. On the perimeter of the n-well structure, a narrow n-diffusion contact ring is used to connect the n-well to our detector bias voltage. In our case, we have chosen to fix the bias voltage to the VDD value of 3.3V to eliminate the need for an additional external voltage source and the routing overhead required to bring such a source to the detector. Outside of the n-well area, we have placed a ring of substrate contacts connected to ground. The guard ring should help to form a protective shield that will screen out some of the noise that would normally be present in the substrate. Lastly, within the n-well field, sixteen interdigitated p-diffusion layer fingers make up the active terminal of the detector. The interdigitated structure helps to maximize the overall junction area since the active junction area can now surround three sides of each finger instead of just one. For our design, the finger spacing has been set to 7 microns. All of the fingers are tied together by contacts to metal 1 and finally the active terminal is connected to the next stage of the MTB, the photoreceiver. 
Photoreceiver design (VGA)
Perhaps the most valuable characteristic that we would desire for any programmable device is sufficient flexibility to handle a wide variety of potential applications with a single chip. The MT-FPGA project seeks to extend this flexibility, and according to this principle it makes sense that the MTB building blocks should also seek to maintain a certain amount of flexibility in their operation as well. The photoreceiver component of the optical power meter has been designed to allow the user to make measurements over a variety of different dynamic ranges and resolutions. By adjusting the two analog inputs, V-bias and Gain Control, the user has the potential to adapt the MTB to better suit the needs of any particular intended application.
The photoreceiver circuit itself is pictured in Figure 5 . The design features two gain stages. The first stage is a transimpedence stage that accepts the current input from the photodetector. For this stage we have selected an inverter-like push-pull amplifier with a transistor placed between its input and output terminals for feedback. By adjusting the gate voltage of the feedback transistor, the first stage gain factor can be adjusted. The decision to place the gain control on the first stage allows the overall gain of the amplifier to be adjusted over a wide range. The second stage of the circuit is a full-swing differential amplifier. Basically, the full-swing amplifier consists of both a Pchannel and a N-channel differential amplifier operating in parallel. The choice of including the full-swing amplifier was deemed necessary so that we can use the maximum amount of the available VDD to ground voltage range to help make distinctions between voltage levels. Since other amplifier designs often could not operate with any sort of linearity once they reached either the high or the low V th level, they were overly restricting the voltage range available for the analog to digital converter (ADC) to operate. While the negative terminal of the differential amplifier is connected to the first stage output, the positive input is connected to a user controllable bias voltage. Successful operation of the power meter system would thus involve two steps to adjust the two photoreceiver control settings. First, the user would have to adjust the first stage Gain Control input until the desired amplifier gain is reached. After this has been completed the user could then adjust the V-bias signal to adjust the point where the ADC will overflow. The overall effect of these adjustments is that the linear range of operation of the photoreceiver circuit can be adjusted. The low end of the range of operation is always set to 0, while the high end is scalable by adjusting V-bias and the gain control voltage. Having established the intended operation of the photoreceiver, we can now take a look at the rest of the MTB system. Immediately following the two stage VGA amplifier, two unity gain buffers surround a sample and hold circuit. The two unity gain buffers are simply a basic op amp design with a feedback short circuit to achieve unity gain. The buffers have been included to isolate the operation of the VGA, sampling and hold circuit, and the ADC from each other. Careful attention was paid to the transistor sizing of the op amps to preserve the linearity present in the systems as much as possible. 
Sample and hold design description
The sampling and hold circuit must not be overlooked when considering the overall operation of the optical power meter. The most important function of the sample and hold circuit is providing the ADC with a steady input signal that can be treated as if it were a constant value over the period of time that the ADC requires to generate a valid output signal at each of its digital output bits. A good sample and hold circuit should closely track the input signal and do a good job of preventing the held signal from decaying over the course of the ADC's operation. Since we are using the fast flash ADC, we have chosen to use a simple switch and capacitor to trap a charge across the capacitor. With the switch open, the charge will be isolated on the capacitor while the ADC senses it and performs its operation.
ADC design description
As we have stated, the ADC selected for the MTB block design is a flash ADC. Since we have four bit ADC, the flash ADC only requires only 15 comparators and 16 resistors. This is a reasonable amount of hardware considering the area available, and since the flash ADC has the highest speed we have decided to implement the flash ADC. Figure 6 shows a flash ADC. A flash ADC consists of a resistor string that creates a series of voltage reference points that are used as inputs to each comparator. The output of the sample and hold circuit is compared with each voltage reference producing a thermometer code of the input signal. Next we use the decoder to convert thermometer code into a 4-bit value. After the 4-bit representation of the optical signal is stable at the outputs of the flash ADC we inverse of the same trigger signal used for the sample and hold circuit is used to store the value to an output register. Simulation results for the circuit revealed that the initial comparator design was not performing well at the lower level voltage reference points. To correct this problem, the ADC circuit features two different comparator circuit designs, one designed around an NMOS differential amplifier, and another around a PMOS differential amplifier. The PMOS based differential amplifier works well for the lower voltage nodes, while the NMOS handles the higher voltage nodes. µ m so that the block could be replicated and fitted into various MTLC modules. Considering the small area requirements special care was taken to insure that the finished product would fit completely within the space. In any mix-signal design cross talk between digital wires and nearby sensitive analog circuits can cause serious performance problems. It is best to use combination of physical distance between analog and digital components and grounded isolation rings to get the best chance of the success. For our project, to prevent these noise problems the P-diffusion guard rings have been placed around all of the important components of the MTB. The physical circuit layout can be seen in the figure 7. 
SIMULATION RESULTS
Throughout the development of MTB block, NCSU Cadence Kit tools have been used for fine tuning design parameters such as width and length ratios and for confirming the correct operation of the whole optical power meter system. For each of the simulations, we used the Spectre simulation tool. Wherever possible, we have taken advantage of the multidimensional parametric sweeping ability to fine tune width and length ratios. Once we were satisfied that the individual components were sufficiently optimized, we were again able to use the Spectre simulation tool to characterize the component as well as overall system performance. Figures 9-a and 9-b are included to give a view of the progression of voltage signals that pass through the MTB. These simulations show the state of the various internal nodes of the MTB system at the lowest gain control settings. Here we get a good feeling of how the signal integrity and linearity are preserved by the unity gain buffers and the S/H circuitry. The transient response (Fig. 10-a and 10-b) confirms for us that the ADC input will remain stable during the time between the two trigger signal transitions that indicate the start and end time at which the ADC will be performing its transformation into the digital domain. The full system simulation is shown in Figure 11 . This graph shows the 4 output bits of the ADC when the input power of the system is swept from 0 to 16 mA. The photodetector behavior was modeled by placing a current source in parallel with a diode circuit model. The current source magnitude was scaled by a factor equal to the expected responsivity for such a detector as measured by Woodward and Krishnmoorthy [3] . For this simulation the gain control was tied to its minimal gain settings (i.e. V_Gain_Control = Vdd) and the V_bias was set through trial and error to the appropriate value for linear operation. The triggering circuit is not applicable to the DC state and we just fixed the trigger switch in the precharge setting. Simulation of the entire system at minimum resolution settings shows the expected binary output results. Some variation in waveform width occurs from the non-linearity, but is exaggerated by the coarse simulation step size.
FUTURE TEST SETUP AND PLAN
At the time of this publication, the MTB circuit design described in this paper is being fabricated through the MOSIS fabrication service on a 7mm^2 silicon chip using a TSMC .35 CMOS 4 metal layer process. Upon the design's return from fabrication, we will begin carrying out our test plan to characterize the actual performance of the proposed system. The following diagram makes it clear what hardware and methods will be used during the testing process. In the test setup, an infrared laser beam with a frequency of 852 nm is coupled into a glass fiber. The far end of the fiber is then carefully aligned and focused onto the photodetector structure on the silicon surface. All of this is performed with the chip mounted in a PCB specially designed to allow easy probing access to all the relevant chip inputs and outputs. 
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